



ABU DHABI UNIVERSITY

CEN - 466 ADVANCED DIGITAL DESIGN

---

## Lab Report 1

# Introduction to VHDL: gates using VHDL, components and port map

---

*Author:*

Muhammad Obaidullah 1030313

Mohammed Farooq 1007778

Mehdi Ismail 1005689

*Supervisor:*

Dr. Mohammed Assad Ghazal

### Section 1

December 8, 2012

## Abstract

We used VHDL [hardware description language] to work on the CycloneII board of Altera. Our course of [advanced digital system design], aimed at getting us to apply the logic gates and other equipments and techniques learnt of digital systems applied via VHDL coding. This lab will show us through each of the features and language basics to implement logic gates and see their output on the boards.


## 1 Introduction

VHDL that stands for <VHSIC (very-high-speed-integrated-circuit) Hardware Description Language>, a language developed initially by US department of defense to to have a standard in equipments documentation. The language is similar to the very first language of the kind, Verilog, although verilog is case sensitive and weakly typed language, VHDL is not case sensitive but is a strongly typed language and also influenced verilog to adopt open standard after noticing the success of VHDL. We learnt and used VHDL on QuartusII, software of altera for its boards that the lab of university were equipped with. These boards belonged to the CycloneII family of FPGA boards, more specifically the EP2C35F672C6, which are named as EP2C35 identifies the family, 672 after that is the pins on it. FPGA's are Field programmable gate array, meaning they can be programmably designed to create circuits that we previously bought specific chips and implemented.


Within the course objectives was to familiarize ourselves with digital logics application into the boards, so as to be able to create any simulation of hardware we might need within a short time frame. To that respect we implemented codes of each of the gates (NOT, AND, OR, XOR, NAND, NOR, XNOR) simulation on the same board simultaneously.

## 2 Experiment Set-up


The Experiment was set up by opening and setting up the VHDL coding Integrated Development Environment Quartus II. The code was written in the Quartus IDE and then we debugged it. After debugging, We assigned the outputs to the pins on the ALTERA board. These outputs can be anything ranging from LEDs to Buzzers. Additionally, there were some inputs to be assigned to or how else could we get the input from the user. These all pins were assigned by referring to the Datasheet of the ALTERA Cyclone II and were assigned by the Pin Planner inside the Quartus.



### 2 Input AND Gate



### 2-input AND gate




A	B	Output
0	0	0
0	1	0
1	0	0
1	1	1

### Exclusive-NOR gate




A	B	Output
0	0	1
0	1	0
1	0	0
1	1	1

### Equivalent gate circuit




*INVERTER*



Input	Output
1	0
0	1

*2-input OR gate*



A	B	Output
0	0	0
0	1	1
1	0	1
1	1	1

*Exclusive-NOR gate*



A	B	Output
0	0	1
0	1	0
1	0	0
1	1	1


*Equivalent gate circuit*



*Exclusive-OR gate*



A	B	Output
0	0	0
0	1	1
1	0	1
1	1	0



Logic Circuit of NAND Gate

### 3 List of Equipment used

Equipments and materials used during the experiment include

- Computers with Quartus Software.
- CycloneII, Altera Boards
- Power Cable and USB cable to the board

### 4 Procedure

As the first and introductory lab work on the VHDL of the board, we have detailed the process of running the VHDL code and implementing the design. End of this lab report also has the datasheet that the board pins were implemented on.

- Open Quartus.
- Click on Create a new project.
- Click next.
- Create a folder on a directory of your choice and select it as a working directory for you project.
- Name your project and click next.
- Now choose the board to be “EP2C35F672C6”.
- Click next and finish.
- Now go to File  $\downarrow$  New  $\downarrow$  VHDL File.
- Start writing the code.



Figure 1: Click on “Create a New Project”.




Figure 2: Choose the directory and name it without spaces and special characters.




Figure 3: Choose the highlighted board and the Family should be “Cyclone II”.



## 5 VHDL Code for AND Gate

```
1 ----- -- Lines
2 -- VHDL code for AND gate -- starting with --
3 ----- -- are comments
4
5 library ieee; -- Include all the libraries
6 use ieee.std_logic_1164.all; -- & other built-in namespaces
7 -- that are typically used in the code
8 ----- -- Implementation
9
10 entity AND_ent is -- Entity is used to declare I/O used in the code
11 port( x: in std_logic; -- port x is declared as input which accepts when
12       y: in std_logic; -- a logic input/Output value. i.e. 0 or 1
13       F: out std_logic -- F is declared as Output
14 );
15 end AND_ent;
16
17 -----
18
19 architecture AND_arch1 of AND_ent is
20     -- architecture is where actual description lies.
21     -- Two approaches can be used to describe
22     -- how our code should be working.
23 begin
24
25     process(x, y) -- process states that perform the below set of code
26         -- when either of x or y changes
27     begin
28         -- compare to truth table
29         if ((x='1') and (y='1')) then
30             -- if x and y are equal to 1
31             F <= '1'; -- Assign 1 to F
32         else
33             F <= '0'; -- Assign 0 to F
34         end if;
35     end process;
36
37 end AND_arch1; -- end of Architecture
38
39 architecture AND_arch2 of AND_ent is
40 begin
41
42     F <= x and y; -- and is a reserved keyword which perform AND
43
44 end AND_arch2;
45
46 -----
```

## 6 VHDL Code for NAND Gate

```
1 ----- -- Lines
2 -- VHDL code for NAND gate -- starting with --
3 ----- -- are comments
```

```

5          -- Include all the libraries
use ieee.std_logic_1164.all;    -- & other built-in namespaces
7          -- that are typically used in the code
----- -- Implementation
9
11 entity NAND_ent is
port( x: in std_logic;    -- Entity is used to declare I/O used in the code
      y: in std_logic;    -- port x is declared as input which accepts when
      F: out std_logic    -- F is declared as Output
);
15 end NAND_ent;
-----
17
19 architecture NAND_arch1 of NAND_ent is
      -- architecture is where actual description lies.
      -- Two approaches can be used to describe
21      -- how our code should be working.
begin
23
25     process(x, y)        -- process states that perform the below set of code
      -- when either of x or y changes
27     begin
      -- compare to truth table
      if (x='1' and y='1') then -- here the 'and' compares X and Y
29         F <= '0';        -- Assign 0 to F
31     else
      F <= '1';            -- Assign 1
33     end if;
      end process;
35 end NAND_arch1;
-----
37
39 architecture NAND_arch2 of NAND_ent is
begin
41     F <= x nand y;        -- nand is a reserved keyword which perform NAND
43 end NAND_arch2;
-----

```

## 7 VHDL Code for NOR Gate

```

1 ----- -- Lines
-- VHDL code for NOR gate    -- starting with    --
3 ----- -- are comments
5
7 library ieee;            -- Include all the libraries
use ieee.std_logic_1164.all; -- & other built-in namespaces
      -- that are typically used in the code
9 ----- -- Implementation
11 entity NOR_ent is      -- Entity is used to declare I/O used in the code

```

```

13 port( x: in std_logic;  -- port x and y is declared as input which accepts when
    y: in std_logic;  -- a logic input/Output value. i.e. 0 or 1
    F: out std_logic  -- F is declared as Output
15 );
end NOR_ent;
17
19
21 architecture NOR_arch1 of NOR_ent is
    -- architecture is where actual description lies.
    -- Two approaches can be used to describe
23     -- how our code should be working.
begin
25     process(x, y)      -- process states that perform the below set of code
27         -- when either of x or y changes
    begin
29         -- compare to truth table
    if (x='0' and y='0') then
31         -- if x and y is equal to 0, '=' is comparison operator
            F <= '1';    -- Assign 1 to F
33     else
        F <= '0';      -- Assign 0 to F, => is assignment operator
35     end if;
        end process;
37
end NOR_arch1;      -- end of Architecture
39
41 architecture NOR_arch2 of NOR_ent is
begin
43     F <= x nor y;    -- nor is a reserved keyword which perform NOR
45
end NOR_arch2;
47

```

## 8 VHDL Code for NOT Gate

```

1  ----- -- Lines
-- VHDL code for NOT gate  -- starting with  --
3  ----- -- are comments
5
6 library ieee;      -- Include all the libraries
7 use ieee.std_logic_1164.all; -- & other built-in namespaces
    -- that are typically used in the code
9  ----- -- Implementation
11 entity NOT_ent is      -- Entity is used to declare I/O used in the code
port( x: in std_logic;  -- port x is declared as input which accepts when
13     -- a logic input/Output value. i.e. 0 or 1
    F: out std_logic  -- F is declared as Output
15 );
end NOT_ent;

```

```

17
19
21 architecture NOT_arch1 of NOT_ent is
22     -- architecture is where actual description lies.
23     -- Two approaches can be used to describe
24     -- how our code should be working.
25 begin
26     process(x)          -- process states that perform the below set of code
27     -- when x changes
28     begin
29         -- compare to truth table
30         if (x='1') then  -- If x = 1
31             F <= '0';    -- Assign 0 to F which shows the opposite of input
32         else
33             F <= '1';
34         end if;
35     end process;
36
37 end NOT_arch1;          -- end of Architecture
38
39 architecture NOT_arch2 of NOT_ent is
40 begin
41     F <= not x;         -- not is a reserved keyword which perform NOT
42
43 end NOT_arch2;
44
45

```

## 9 VHDL Code for OR Gate

```

-- Lines
2 -- VHDL code for OR gate -- starting with --
-- are comments
4
6 library ieee;          -- Include all the libraries
7 use ieee.std_logic_1164.all; -- & other built-in namespaces
8 -- that are typically used in the code
9 -- Implementation
10
11 entity OR_ent is      -- Entity is used to declare I/O used in the code
12 port( x: in std_logic; -- port x is declared as input which accepts when
13       y: in std_logic; -- a logic input/Output value. i.e. 0 or 1
14       F: out std_logic -- F is declared as Output
15 );
16 end OR_ent;
17
18
20 architecture OR_arch1 of OR_ent is
21     -- architecture is where actual description lies.
22     -- Two approaches can be used to describe

```

```

24         -- how our code should be working.
begin
26     process(x, y)      -- process states that perform the below set of code
        -- when either of x or y changes
28     begin
        -- compare to truth table
30         if ((x='0') and (y='0')) then
            -- if x and y is equal to 0 '=' is comparison operator
32             F <= '0';      -- Assign 0 to F '<=' is assignment operator in VHDL
        else
34             F <= '1';
        end if;
36     end process;      -- end of Architecture
38 end OR_arch1;

40 architecture OR_arch2 of OR_ent is
begin
42     F <= x or y;      -- or is a reserved keyword which perform OR
44 end OR_arch2;

```

## 10 VHDL Code for XNOR Gate

```

----- -- Lines
2 -- VHDL code for XNOR      -- starting with      --
----- -- are comments

4
library ieee;          -- Include all the libraries
6 use ieee.std_logic_1164.all; -- & other built-in namespaces
        -- that are typically used in the code
8 ----- -- Implementation

10
entity XNOR_ent is      -- Entity is used to declare I/O used in the code
12 port( x: in std_logic; -- port x is declared as input which accepts when
        y: in std_logic; -- a logic input/Output value. i.e. 0 or 1
14        F: out std_logic -- F is declared as Output
);
16 end XNOR_ent;

18 -----

20 architecture XNOR_arch1 of XNOR_ent is
        -- architecture is where actual description lies.
22     -- Two approaches can be used to describe
        -- how our code should be working.
24 begin

26     process(x, y)      -- process states that perform the below set of code
        -- when either of x or y changes
28     begin

```

```

30     -- compare to truth table
31     if (x/=y) then      -- if x is not equal to 0
32         F <= '0';      -- Assign 0 to F
33     else
34         F <= '1';      -- Assign 1
35     end if;
36     end process;

38 end XNOR_arch1;        -- end of Architecture

40 architecture XNOR_arch2 of XNOR_ent is
41 begin
42     F <= x xnor y;      -- xnor is a reserved keyword which perform XNOR
43 end XNOR_arch2;
44
46

```

## 11 VHDL Code for XOR Gate

```

1  ----- -- Lines
2  -- VHDL code for XOR gate  -- starting with  --
3  ----- -- are comments

5  library ieee;          -- Include all the libraries
6  use ieee.std_logic_1164.all; -- & other built-in namespaces
7  -- that are typically used in the code
8  ----- -- Implementation

9
11 entity XOR_ent is      -- Entity is used to declare I/O used in the code
12 port( x: in std_logic; -- port x is declared as input which accepts when
13       y: in std_logic; -- a logic input/Output value. i.e. 0 or 1
14       F: out std_logic -- F is declared as Output
15 );
16 end XOR_ent;

17 -----

19 architecture XOR_arch1 of XOR_ent is
20     -- architecture is where actual description lies.
21     -- Two approaches can be used to describe
22     -- how our code should be working.
23 begin
24     process(x, y)      -- process states that perform the below set of code
25         -- when either of x or y changes
26     begin
27         -- compare to truth table
28     if (x/=y) then      -- if x and y not equal to eachother
29         F <= '1';      -- Assign 1 to F
30     else
31         F <= '0';      -- else 0 to F
32     end if;
33     end process;

```

```
35 end XOR_arch1;           -- end of Architecture
37
39 architecture XOR_arch2 of XOR_ent is
41   begin
43     F <= x xor y;       -- xor is a reserved keyword which perform AND
45   end XOR_arch2;
```

## 12 Results and Discussions

- After compiling the code successful uploading and running of the Altera Board was achieved.




Figure 4: The Board working on AND GATE

## 13 Conclusion

- These were just the basic gates, many gates can be joined together to make up combinational or sequential blocks.
- Solving a problem using FSM is much easier than doing it combinationally.
- FSM allows us to think of the outputs and inputs and build them into a number of stages.

## 14 References

<http://www.altera.com/devices/fpga/cyclone2/overview/cy2-overview.html>

Details on the CycloneII boards, pins, I/O pins availability.

<http://esd.cs.ucr.edu/labs/tutorial/>

Website that built an idea through the class teaching/showing VHDL coding.

## 15 Team Dynamics

<b>Report/Member</b>	<b>Weight/Grade</b>	<b>Obaidullah</b>	<b>Farooq</b>	<b>Mehdi Ismail</b>
Abstract	20%	65%	15%	15%
Introduction	10%	0%	50%	50%
Procedure Part 1	10%	100%	0%	0%
Procedure Part 2	10%	0%	100%	0%
Procedure Part 3	10%	0%	0%	100%
Results Part 1	10%	100%	0%	0%
Results Part 2	10%	0%	100%	0%
Results Part 3	10%	0%	0%	100%
Conclusion	10%	0%	50%	50%
<b>Claimed Contribution</b>		<b>33%</b>	<b>33%</b>	<b>33%</b>
<b>Contribution Validation Penalty</b>		<b>0%</b>	<b>0%</b>	<b>0%</b>
<b>Overall Contribution</b>		<b>33%</b>	<b>33%</b>	<b>33%</b>
<b>Overall Grade with Quality</b>	<b>100%</b>	<b>100.0%</b>	<b>100.0%</b>	<b>100.0%</b>