

I REQUIREMENTS:

- ① VHDL CODE (for ALU & any inside entity)
- ② WAVEFORM SIMULATIONS (any boundary conditions or average cases) - submit as many as you feel necessary (2 types ① Functional Simulation ② Timing Simulation)
- ③ SHORT REPORT (~1 page explaining your design & hierarchy)
- ④ DEMO (demonstration + questions)

II ARITHMETIC LOGIC UNIT (ALU):

a) What is it?

As CPU is the brain of a computer, ALU is the brain of the CPU. It executes the instructions which are of arithmetic or logical type.


Typical Arithmetic Instructions:

- ① Addition (+)
- ② Subtraction (-)
- ③ Multiplication (x)
- ④ Division (\div)

Typical Logical Instructions:

- ① AND
- ② OR
- ③ XOR
- ④ NOR
- ⑤ ROL (Roll Over Left)
- ⑥ ROR (Roll Over Right)

IMPORTANT



b) ROL / ROR ?

ROL means Roll over Left. That is, ROL 1 \Rightarrow before ROL \rightarrow 0b 0001 0000
after ROL \rightarrow 0b 0010 0000

The bits move left 1 position. (Also known as LSL) \rightarrow Logical Shift Left

ROR means Roll over Right. That is, ROR 1 \Rightarrow before ROR \rightarrow 0b 0001 0000
after ROR \rightarrow 0b 0000 1000

The bits move right 1 position. (Also known as LSR) \rightarrow Logical Shift Right

(c) why ROL/ROR ?

Eg. ① In Decimal In Binary

5	0000 0101	Before ROL 1
10	0000 1010	After ROL 1

Just by moving the bits 1 position to the left, we multiplied the number by $2^{!!}$

∴ In general, value ROL n \Rightarrow value $\times 2^n$

$$5 \text{ ROL } 1 \Rightarrow 5 \times 2^1 = 10$$

$$5 \text{ ROL } 2 \Rightarrow 5 \times 2^2 = 20$$

Eg. ②

In Decimal In Binary

6	0000 0110	Before ROR 1
3	0000 0011	After ROR 1

Just by moving the bits 1 position to the right, we divided the number by $2^{!!}$

∴ In general, value ROR n \Rightarrow $\frac{\text{value}}{2^n}$

$$6 \text{ ROR } 1 \Rightarrow \frac{6}{2} = 3$$

$$6 \text{ ROR } 2 \Rightarrow \frac{6}{2^2} = \frac{6}{4} = 1.5 \xrightarrow{\text{floored}} 1$$

Important

In this lab, we assume that ROL/ROR functions are logical. This means that when the values are shifted left or right, the empty space is filled with a 0.

Reason: ROR & ROL instructions are used in computers to multiply or divide the numbers faster.

Want 7×4 ?

shift the bits to left by 2 positions



Want $18 \div 8$?

shift the bits to right by 3 positions

what if 7×3 ?

Shift the bits to left 2 positions to get $7 \times 4 = 28$. Then subtract 7 from answer $28 - 7 = 21$.

III

DESIGN ABSTRACTION :

CLASS = ENTITY
OBJECT = COMPONENT

THREAD/
FUNCTION PROCESS

Not exactly

fullAdder.vhd

```

library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity fullAdder is
  port(
    a : in std_logic;
    b : in std_logic;
    cin : in std_logic;
    sum : out std_logic;
    cout : out std_logic
  );
end fullAdder;

architecture fullAdder9mp of fullAdder is
begin
  sum <= (a xor b) xor cin;
  cout <= (a and b) or ((a xor b) and cin);
end fullAdder9mp;
  
```


Internal
wire
to bind
stuff up

adder2bit.vhd

```

library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity adder2bit is
  port(
    op1 : in std_logic_vector(1 downto 0);
    op2 : in std_logic_vector(1 downto 0);
    c_in : in std_logic;
    sum : out std_logic_vector(1 downto 0);
    cout : out std_logic
  );
end adder2bit;
architecture adder2bit9 of adder2bit is
component fullAdder is
  port(
    a: in std_logic;
    b: in std_logic;
    cin: in std_logic;
    sum: out std_logic;
    cout: out std_logic
  );
end component;
signal carrywire : std_logic;
begin
  a1: fullAdder port map(op1(0), op2(0), c_in, sum(0), carrywire);
  a2: fullAdder port map(op1(1), op2(1), carrywire, sum(1), cout);
end adder2bit9;
  
```



IV LAB HINT :

