


Final Exam Tutorial

By: Muhammad Obaidullah



Overview



Components of a CPU



MIPS ISA



Converting C Code to MIPS Assembly and Vice Versa




Pipelining




Pipelining Hazards and Solutions



Final Exam Solution







Components of a CPU

1

A Simple 1-bit CPU



Register File



Size of Register File: $2^4 = 16 \text{ location} = 16 \text{ locations} \times \frac{16 \text{ bits}}{\text{location}} = 256 \text{ bits} = \frac{256}{8} = 32 \text{ bytes}$

Size of operands: 16 bits. This is a 16-bit CPU.

Memory

Register File

Address	Content
0b 0000	X
0b 0001	X
⋮	
0b 1111	X

4 bits 32 bits

Memory Internal Organization

Address	Content
0b 0000	0b 1111 0110
0b 0001	0b 1100 0110
0b 0010	0b 0110 0110
0b 0011	0b 0110 0110
0b 0100	0b 0110 0110
0b 0101	0b 0110 0110
0b 0110	0b 0110 0110
0b 0111	0b 1100 0110
0b 1000	0b 0110 0110
0b 1001	0b 0110 0110
0b 1010	0b 0110 0110
0b 1011	0b 1111 0110
0b 1100	0b 1100 0110
0b 1101	0b 0110 0110
0b 1110	0b 0110 0110
0b 1111	0b 1011 0110

4 bits 8 bits

LW \$s1, 0


A Word (32 bits)
Eg. integer


SW \$s15, 8

1000 in binary is 8 in decimal

1111 in binary is 15 in decimal

Size of Memory: $2^4 = 16 \text{ locations} = 16 \text{ locations} \times 8 \frac{\text{bits}}{\text{location}} = 256 \text{ bits} = \frac{256}{8} = 32 \text{ Bytes}$





MIPS ISA 2

Instruction Types


1. Register Type (R-Type)




2. Immediate Type (I-Type)



3. Jump Type (J-Type)






Converting C Code to MIPS Assembly and Vice Versa

3

Storing an Array in Memory

Data Memory



```
ADD $s1, $s8, $s0
```

```
LW $s2, 0($s0)
```

```
LW $s3, 0($s1)
```

```
LW $s4, 8($s1)
```


```
LW $s5, 4($s0)
```

```
ADDI $s6, $s0, 16
```

```
SLL $s8, $s7, 2
```

Registers

<code>s0:</code>	348
<code>s1:</code>	356
<code>s2:</code>	44510
<code>s3:</code>	286750007
<code>s4:</code>	39685770
<code>s5:</code>	2001200260
<code>s6:</code>	364
<code>s7:</code>	2
<code>s8:</code>	8
<code>s9:</code>	
<code>s10:</code>	



C to MIPS

C Code


1:	for (int i = 0; i < 50; i++) {
2:	a[i] = a[i] + b[i];
3:	}

MIPS Assembly Code

1:	ADDI	\$s2	0	0
LOOP:	2:	SLL	\$s3	\$s2 2
3:	ADD	\$s4	\$s0	\$s3
4:	ADD	\$s5	\$s1	\$s3
5:	LW	\$s6	0	(\$s4)
6:	LW	\$s7	0	(\$s5)
7:	ADD	\$s8	\$s7	\$s6
8:	SW	\$s8	0	(\$s4)
9:	ADDI	\$s2	\$s2	1
10:	BEQ	\$s2	\$s9	EXIT
11:	JUMP	LOOP	\$s	\$s
EXIT:	12:			


Registers

s0:	&a[0]
s1:	&b[0]
s2:	i
s3:	4i
s4:	&a[i]
s5:	&b[i]
s6:	a[i]
s7:	b[i]
s8:	a[i] + b[i]
s9:	50
s10:	



Pipelining 4

Pipelined CPU




Inst. # 102

Inst. # 101

Inst. # 100

Inst. # 99

Inst. # 98





Pipelining Hazards and Solutions

5

Data Hazards

Problems that occur when data is not correct

1. Read After Write (RAW)

1:	ADD	\$s0	\$s1	\$s2
2:	ADD	\$s3	\$s0	\$s4

Problem: Instruction 2 could read register 0 before the instruction 1 has written back
Solution: 1) Add un-related instructions between instructions 1 and 2.
2) Forwarding (The value output from ALU can be directly fed back to input of ALU)

2. Write after Read (WAR)

1:	MUL	\$s0	\$s1	\$s2
2:	ADD	\$s1	\$s3	\$s4

Problem: Instruction 2 could write register 1 before the instruction 0 has read
Solution: Register Renaming

3. Write after Write (WAW)

1:	ADD	\$s0	\$s1	\$s2
2:	ADD	\$s0	\$s3	\$s4

Problem: Register 0 is written again without the value in it being used
Solution: Register Renaming




Control Hazards

Problems that occur on the instruction flow

Conditional Branch

Problem: Don't know which instruction should be executed after instruction 98 (Instruction 99 or 156?)

97:	SUB	\$s8	\$s9	\$s10
98:	BNE	\$s0	\$s1	156
99:	ADD	\$s3	\$s0	\$s4
100:	ADD	\$s5	\$s6	\$s7
156:	ADD	\$s0	\$s1	\$s2



Found out that next instruction is supposed to be 156 but you have already started executing instruction 99 and decoding instruction 100


Control Hazards

Problems that occur on the instruction flow

Solution 1: Fast Branches

Change hardware so that next branch to take is calculated in ID pipeline stage rather than EXE

97:	SUB	\$s8	\$s9	\$s10
98:	BNE	\$s0	\$s1	156
99:	ADD	\$s3	\$s0	\$s4
100:	ADD	\$s5	\$s6	\$s7
⋮				
156:	ADD	\$s0	\$s1	\$s2



Control Hazards


Problems that occur on the instruction flow

Solution 2: Delayed Branches

Put an un-related instruction after the branch instruction. This instruction gets executed weather the branch is taken or not

swap ↗

97:	BNE	\$s0	\$s1	156
98:	SUB	\$s8	\$s9	\$s10
99:	ADD	\$s3	\$s0	\$s4
100:	ADD	\$s5	\$s6	\$s7
⋮				
156:	ADD	\$s0	\$s1	\$s2




Control Hazards

Problems that occur on the instruction flow

Solution 3: Speculative Execution

Predict weather the branch is going to be taken or not (usually based on probability). Flush pipeline if wrong speculation and continue execution if correct speculation.




Structural Hazards

Problems that occur because of hardware


Problem: If Multiply takes 2 clock cycles to execute while addition takes 1 clock cycle to execute, then addition instruction after multiply instruction will cause both instructions wanting to access memory at the same time!

98:	MUL	\$s0	\$s1	156
99:	ADD	\$s3	\$s0	\$s4



Both instructions want to access memory at the same time. One instruction will have to wait for the other

Solution: Add dual-port write memory and two write-back units (Add more hardware)



Final Exam Solution

6

THANKS!

Any questions?

You can find me at
ENG 402 / mobaidullah@ryerson.ca

