

Faculty of Engineering, Architecture, and Science

Department of Electrical and Computer Engineering

Course Number	EE8207
Course Title	High Performance Computer System Design
Semester/Year	Winter/2016

Instructor Dr. Nagi N. Mekhiel

Assignment No.

Assignment Title Installing and Using SimpleScalar Simulator

1

Submission Date	29 th January 2016
Due Date	29 th January 2016

Student Name	Muhammad Obaidullah
Student ID.	500671408
Signature*	Madullas

*By signing above you attest that you have contributed to this written lab report and confirm that all work you have contributed to this lab report is your own work. Any suspicion of copying or plagiarism in this work will result in an investigation of Academic Misconduct and may result in a "0" <u>on the work</u>, an "F" in the course, or possibly more severe penalties, as well as a Disciplinary Notice on your academic record under the Student Code of Academic Conduct, which can be found online at: www.ryerson.ca/senate/current/pol60.pdf.

- 1. Installing SimpleScalar
- 2. Measure ISA Statistics (frequency of each type and cost associated)
- 3. Running Different Applications
- 4. Measure Application Performance
- 5. Generate Traces for the Application

2 WHAT IS SIMPLESCALAR ?

SimpleScalar is an architectural simulator which simulates the behavior of a computing device. We can use SimpleScalar to leverage faster, more flexible software development cycle. It can be used to study the issues and performance of any software code and design more efficient compilers that exploit pipelining features.



Figure 2.1: Black box analogy of SimpleScalar simulator. [1]

Different executables of SimpleScalar are available to execute as follows:



Figure 2.2: Different SimpleScalar executables which emulate different types of Instruction Set Architecture (ISA). Sim-Outorder is the most complex ISA emulator with support for out-of-order instruction execution.[1]



Figure 2.3: Pipeline for sim-outorder emulator which supports out of order intruction execution.[2]

3 INSTALLING SIMPLESCALAR

Typing the following command installs Simple Scalar Version 3.0

>> SScalarsetup

4 MEASURING STATISTICS

Execution of the executable simulates run of the program and reports several useful characteristics.

4.1 COMPILING THE CODE TO RUN

1. The C code which is to be executed on the simulator can be compiled using the compiler at /SimpleScaler - 3.0d/bin/sslittle - na - sstrix - gcc. The command to generate an object file for the code is:

~/SimpleScaler -3.0d >> ./bin/sslittle -na-sstrix -gcc -c ~/Documents/coe818/bench1.c

2. To generate an executable to run using the simulator, following command is typed:

```
~/SimpleScaler -3.0d >> ./bin/sslittle -na-sstrix -gcc ~/Documents/coe818/bench1.c
```

This will generate a *.out file which is executable using the SimpleScaler simulator.

3. To execute the a.out executable, following command is typed:

~/SimpleScaler -3.0d >> ./simplesim -3.0/sim-safe a.out

4.2 APPLICATION 1: DHRYSTONE PROGRAM

Dhrystone program is an old benchmark which was written in 1984 by Reinhold Weicker and measured integer performance of processors and compilers. Since then, it has been replaced by more complex benchmarking programs such as SPEC and CoreMark. Dhrystone evaluates general-purpose integer performance of the DUT (Device Under Test). However it does not resemble any real-life program, is very susceptible to compiler optimizations, and due to the small code size, it may fit in the instruction cache of a modern CPU hence diluting instruction fetch performance.

Following are the results from running this benchmark program:

1	sim: ** simulation s	tatistics **	
	sim_num_insn	533507945 # total number of instructions executed	
3	sim_num_refs	215504362 # total number of loads and stores executed	
	sim_elapsed_time	19 # total simulation time in seconds	
5	sim_inst_rate	28079365.5263 # simulation speed (in insts/sec)	
	ld_text_base	0x00400000 # program text (code) segment base	
7	ld_text_size	28080 # program text (code) size in bytes	
	ld_data_base	0x10000000 # program initialized data segment base	
9	ld_data_size	11876 # program init 'ed '.data' and uninit 'ed '.bss' size in bytes	S
	ld_stack_base	0x7fffc000 # program stack segment base (highest address in stack)	
11	ld_stack_size	16384 # program initial stack size	
	ld_prog_entry	0x00400140 # program entry point (initial PC)	
13	ld_environ_base	0x7fff8000 # program environment base address address	
	ld_target_big_endian	0 # target executable endian-ness, non-zero if big endian	
15	mem.page_count	17 # total number of pages allocated	
	mem.page_mem	68k # total size of memory pages allocated	
17	mem.ptab_misses	19 # total first level page table misses	
	mem.ptab_accesses	2565216032 # total page table accesses	
19	mem.ptab_miss_rate	0.0000 # first level page table miss rate	

4.3 APPLICATION 2: HYDRO FRAGMENT PROGRAM

This benchmark program contains 1 normal for loop which iterates 1000 times and 2 nested for loops which loops $1000 \times 1000 = 1,000,000$ times. In total, the loop C instructions to execute are $2 \times (1,000,000) + 1,000 = 2,001,000$ times.

Since this C program works with doubles and integers, floating point and integer functionality of the DUT (Device Under Test) are evaluated.

Following are the results from running this benchmark program:

1	sim: ** simulation	statistics **	
	sim_num_insn	809943 #	total number of instructions executed
3	sim_num_refs	255435 #	total number of loads and stores executed
	sim_elapsed_time	1 #	total simulation time in seconds
5	sim_inst_rate	809943.0000 #	simulation speed (in insts/sec)
	ld_text_base	0x00400000 #	program text (code) segment base
7	ld_text_size	24096 #	program text (code) size in bytes
	ld_data_base	0x10000000 #	program initialized data segment base
9	ld_data_size	4096 #	program init 'ed '.data' and uninit 'ed '.bss' size in bytes
	ld_stack_base	0x7fffc000 #	program stack segment base (highest address in stack)
11	ld_stack_size	16384 #	program initial stack size
	ld_prog_entry	0x00400140 #	program entry point (initial PC)
13	ld_environ_base	0x7fff8000 #	program environment base address address
	ld_target_big_endia	n 0 #	target executable endian-ness, non-zero if big endian
15	mem.page_count	13 #	total number of pages allocated
	mem.page_mem	52k #	total size of memory pages allocated
17	mem.ptab_misses	13 #	total first level page table misses
	mem.ptab_accesses	4102180 #	total page table accesses
19	mem.ptab_miss_rate	0.0000 #	first level page table miss rate

4.4 APPLICATION 3: DHRYSTONE PROGRAM

This program is the same as application 1 because the code is similar. However, there are very slight changes in the simulation results.

Following are the results from running this benchmark program:

1	sim: ** simulation s	tatistics **	
	sim_num_insn	533507901 #	total number of instructions executed
3	sim_num_refs	215504359 #	total number of loads and stores executed
	sim_elapsed_time	19 #	total simulation time in seconds
5	sim_inst_rate	28079363.2105 #	simulation speed (in insts/sec)
	ld_text_base	0x00400000 #	program text (code) segment base
7	ld_text_size	28080 #	program text (code) size in bytes
	ld_data_base	0x10000000 #	program initialized data segment base
9	ld_data_size	11876 #	program init 'ed '.data' and uninit 'ed '.bss' size in bytes
	ld_stack_base	0x7fffc000 #	program stack segment base (highest address in stack)
11	ld_stack_size	16384 #	program initial stack size
	ld_prog_entry	0x00400140 #	program entry point (initial PC)
13	ld_environ_base	0x7fff8000 #	program environment base address address
	ld_target_big_endian	0 #	target executable endian-ness, non-zero if big endian
15	mem.page_count	17 #	total number of pages allocated
	mem.page_mem	68k #	total size of memory pages allocated
17	mem.ptab_misses	19 #	total first level page table misses
	mem.ptab_accesses	2565215844 #	total page table accesses
19	mem.ptab_miss_rate	0.0000 #	first level page table miss rate

5 TRACES FOR APPLICATIONS

Sim-outorder produces detailed history of all instructions executed including instruction stage transitions.



Figure 5.1: Reading and analyzing trace files. [1]

Traces are generated by using the following command:

sim-outorder -ptrace FOO.trc :1000 test-math

To view the trace file, following command is run to instantiate pipeview program so that the trace file is parsed and is displayed in a proper manner:

pipeview.pl FOO.trc

5.1 APPLICATION 1: DHRYSTONE

0000000 sw

00000000 addiu

0000000 addu 0000000 addu

00000000 [internal ld/st]

r18,-32588(r28)

r29,r29,-24

r5,r0,r17

Complete trace files are not attached due to huge size. But cycles which are important are given below:

@ 32			@ 72
+ 0 0x00400140 0x00000	000 lw	r16,0(r29)	+ 9 0x00400180 0x * 9 TE 0x0000001
* 0 IF 0x0000003			+ 10 0x00400188 0
+ 1 0x00400148 0x00000	000 101	r-28 0x1001	* 10 IF 0×000000
* 1 TE 0v0000000		120,001	+ 11 0×00400190 0
1 2 0:00400150 0:00000	ana addin	-28 -28 -21004	* 11 IF 0x000000
+ 2 000400150 000000	000 auuiu	120,120,-51904	* 12 TE 0x00400198 0
- 2 1F 0X0000000		1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 -	@ 73
+ 3 0x00400158 0x00000	000 addiu	r17,r29,4	+ 13 0x00400180 0
* 3 IF 0x0000000			* 13 DA 0x000000
@ 33		THE WAR	* 10 DA 0x00000000
+ 4 0x00400140 0x00000	000 [intern	al ld/st]	* 11 DA 0x000000
* 4 DA 0x0000000			* 12 DA 0x000000
* 0 DA 0x00000000			@ 74
* 1 DA 0x0000000			* 9 EX 0x00000010 * 10 EX 0x0000000
* 2 DA 020000000			* 11 EX 0x0000000
* 3 DA 6x66666666			* 12 EX 0×000000
A 24			@ 75
# 0 FX 0 00000010			* 12 WB 0x000000
+ 0 EX 0X0000010			* 10 WB 0x0000000
* 1 EX 0x0000000			* 9 WB 0x0000000
* 3 EX 0x00000000			* 13 WB 0x000000
@ 35			@ 76
* 3 WB 0x0000000			* 13 CT 0×0000000
* 1 WB 0x0000000			* 9 CT 0x0000003
* 0 WB 0x0000000			- 9
* 4 EX 0x0000003			* 10 CT 0x000000
* 2 EX 0x0000000			- 10 * 11 CT 0-0000000
A 36			- 11
* 2 WB 0×0000000			* 12 CT 0×000000
2 10 00000000			- 12

Figure 5.2: Generated trace file for application 1. Where it clearly be seen that the instructions are fetched, decoded, executed, and then data is written back.

5.2 APPLICATION 2: HYDRO FRAGMENT

Complete trace files are not attached due to huge size. But cycles which are important are given below:

0 32		
+ 0 0x00400140 0x00000000 lw r1	16,0(r29)	
* 0 IF 0x00000003		(d) 337
+ 1 0x00400148 0x00000000 lui r2	28,0x1001	+ 44 0x00402d50 0x00000000 addiu r29,r29,-16
* 1 IF 0x0000000		* 44 IF 0x0000003
+ 2 0x00400150 0x00000000 addiu r2	28,r28,-32032	+ 45 0x00402d58 0x0000000 andi
* 2 IF 0x0000000		* AF TE 0:00000000
+ 3 0x00400158 0x00000000 addiu r1	l7,r29,4	45 IF 0X0000000
* 3 IF 0x0000000		@ 338
@ 33		* 44 DA 0x0000000
+ 4 0x00400140 0x00000000 [internal ld	/st]	* 45 DA 0x0000000
* 4 DA 0x0000000		@ 339
* 0 DA 0x0000000		* 44 FX 0v000000
* 1 DA 0x0000000		* 45 57 0-00000000
* 2 DA 0x0000000		45 EX 0X0000000
* 3 DA 0x0000000		@ 340
@ 34		* 45 WB 0x0000000
* 0 EX 0x0000010		* 44 WB 0x0000000
* 1 EX 0x0000000		⋒ 341
* 3 EX 0x0000000		* 44 CT 020000000
@ 35		44 CT 0X0000000
* 3 WB 0x0000000		- 44
* 1 WB 0x0000000		* 45 CT 0x0000000
* 0 WB 0x0000000		- 45
* 4 EX 0x0000003		@ 342
* 2 EX 0x0000000		â 343
@ 36		
* 2 WB 0x0000000		

Figure 5.3: Generated trace file for application 2.

@ 617 em = `0; en = `0; eo = `0; ep = `0;	x00402da0: x00402da8: x00402db0: x00402db8:	lui ori sll or	r8,0x7efe' r8,r8,65279' r2,r5,8' r9,r5,r2'	
[IF] em en eo ep	[DA]	[EX] el	[WB] ek	[CT] ei ej
@ 618 eq = `0; er = `0; es = `0; et = `0;	x00402dc0: x00402dc8: x00402dd0: x00402dd8:	sll or lw nor	r2,r9,16' r9,r9,r2' r6,0(r4)' r7,r0,r8'	
[IF] eq er es et	[DA] em en eo ep	[EX]	[WB] el	[CT] ek
@ 619 eu = `0; ev = `0; ew = `0; ex = `0; ey = `0;	x00402dd0: x00402de0: x00402de8: x00402df0: x00402df8:	[internal addiu addu nor xor	ld/st]' r4,r4,4' r3,r6,r8' r2,r0,r6' r3,r3,r2'	
[IF] ev ew ex ey	[DA] en ep eq er es et	[EX] em eo	[WB]	[CT] el

Figure 5.4: Command line output when using pipeview program to see trace files.

5.3 APPLICATION 3: DHRYSTONE

Complete trace files are not attached due to huge size. But cycles which are important are given below:

@ 115			@ 260		
+ 16 0x00401800 0x00000000	addiu	r29,r29,-24	+ 38 0x00404200 0x0000000	SW	r16,16(r29)
* 16 IF 0x0000003			* 38 IF 0x0000001		
+ 17 0x00401808 0x00000000	sw	r31,16(r29)	+ 39 0x00404208 0x0000000	bne	r17.r0.0x20
* 17 IF 0x00000000		0. 400 100	* 30 TE 0v000000		
* 12 TE 0x00000000	Jar	0X402000	A 261		
A 116				[internal	14/-+1
* 16 DA 0x00000000			+ 40 00004042200 0000000000	[Turel ust	Id/St]
+ 19 0x00401808 0x00000000	[internal	ld/st]	+ 40 DA 0X0000000		
* 19 DA 0x00000000			* 38 DA 0x0000000		
* 17 DA 0x00000000			* 39 DA 0x0000004		
* 18 DA 0x0000004			@ 262		
@ 117			* 39 EX 0x0000000		
* 18 EX 0×00000000			* 38 EX 0x0000010		
* 16 EX 0×00000000			@ 263		
# 16 UR 0:00000000			* 38 WB 0x0000000		
* 18 WB 0x00000000			* 39 WB 0x0000000		
* 17 FX 0x00000010			* 40 UR 0x0000000		
@ 119			40 WD 0X0000000		
* 16 CT 0×00000000			@ 264		
- 16			* 40 CT 0X0000000		
* 17 WB 0x0000000			- 40		
* 19 WB 0×00000000			* 38 CT 0x0000000		
@ 120			- 38		
* 19 CT 0x0000003			* 39 CT 0x0000000		
- 19 * 17 CT 0 0000000			- 39		
17 CT 0X0000003			0 265		
* 18 CT 0x0000000			@ 265		

Figure 5.5: Generated trace file for application 3.

@ 607				
[IF]	[DA] ei ej ek el/	[EX]	[WB] eg	[CT] ef eh
@ 608				
[IF]	[DA] ek el/	[EX] ei ej	[WB]	[CT] eg
@ 609				
[IF]	[DA] el/	[EX] ek	[WB] ei ej	[CT]

Figure 5.6: Command line output when using pipeview program to see trace files.

6 CONCLUSIONS

- 1. Since, there were no memory page misses in any of the applications tested, it is possible that the programs were too short to account for cache miss rate which is evident and plays a vital role in real-world programs.
- 2. Speed of the simulation or instructions executed over time reduced when floating point operations are added in application 2 (Hydro Fragment Program). This is because of additional pipeline hazards introduced due to floating point unit operations.
- 3. Program size for applications 1 and 3 is 28K while for application 2 is 24K. Both of these programs are small enough to fit inside any modern CPU's instruction cache. Therefore results obtained from these program might not be close to real hardware.
- 4. Percentage of load/stores in different applications according to formula $\% OfLoad/Store = \frac{sim_num_refs}{sim_num_insn} \times 100\%$ is given in the figure below:





5. Since applications 1 and 3 require more load/store instructions than application 2, it is more feasible to use accumulator based architecture. However, this will increase the memory bandwidth required by the processor. If not many cores are attached with the memory access bus, then it is a good option to use accumulator based ISA for dhrystone applications.

REFERENCES

- [1] S. LLC. (2001, December) Simplescalar tutorial slides. SimpleScalar LLC. [Online]. Available: http://www.simplescalar.com/docs/simple_tutorial_v4.pdf
- [2] D. B. T. M. Austin. (1997) The simplescalar tool set, version 2.0. SimpleScalar LLC. 2395 Timbercrest Court, Ann Arbor, MI 48105. [Online]. Available: http://www.simplescalar.com/docs/users_guide_v2.pdf